Freelancer UK
  • All Jobs
  • Outside IR35
  • Agencies
  • Post a Job
  • Pricing
  • Guides
  • Sign in
  • Sign up
  • All Jobs
  • Outside IR35
  • Agencies
  • Post a Job
  • Pricing
  • Guides

Email me jobs like this

Email me jobs like this
Refine Search
Search within
10 miles
10 miles 20 miles 50 miles 100 miles 200 miles
Refine by IR35 Status
Outside IR35 1 Unknown Status 1
Refine by Categories
Information Technology 1
Refine by Job Type
Contractor 2
Cambridge fpga engineer

2 fpga engineer jobs found in Cambridge

CL
Mar 21, 2026  
FPGA Engineer
FPGA Engineer - 6-Month Contract (Outside IR35) Location: Cambridge, UK (Office-based) Rate: £60 - £80 per hour We are seeking an experienced FPGA Engineer to join a pioneering technology consultancy in the defence and security sector. This role offers the opportunity to work on cutting-edge projects, developing and implementing FPGA-based solutions that have real-world impact. You will collaborate with multi-disciplinary teams on projects ranging from proof-of-concept prototypes through to working systems, covering the full product lifecycle from design to delivery. Key Responsibilities: Develop and implement FPGA firmware (VHDL/Verilog) using toolchains such as Vivado or Quartus Contribute to design, testing, and documentation of FPGA-based systems Support the creation of prototypes and working hardware for advanced technology projects Apply knowledge of DSP/system modelling, embedded software, or communications applications where relevant Collaborate with engineers and...
IR35 Status:
Outside IR35

CV-Library Cambridge, Cambridgeshire Contractor
CL
Mar 19, 2026  
Senior FPGA Engineer - Video Processing
Socode are seeking a hands-on RTL FPGA engineer who will be building a real-time 12G-SDI video pipeline on Xilinx Zynq UltraScale+ for a 9-month contract in Cambridge, UK. You will: Implement uncompressed UHD 12G-SDI capture and transmit (SMPTE standards) Design full-frame alpha-blended compositing in programmable logic Build AXI4-Stream video pipelines with VDMA/DDR buffering Configure and tune GTY/GTX transceivers for 12G data rates Close timing in Vivado at UHD bandwidths Develop simulation testbenches and perform hardware validation Measure and optimise deterministic, sub-frame latencyRequired experience: Xilinx Vivado and Zynq PS/PL architecture 3G/6G/12G-SDI implementation in FPGA Frame/line buffer design and high-bandwidth DDR interfaces Real-time, low-latency video systemsBroadcast video FPGA experience is essential
IR35 Status:
Unknown Status

CV-Library Cambridge, UK Contractor
  • Follow us on:
  • Facebook
  • Twitter
  • Instagram
  • LinkedIn
  • Home
  • Contact
  • About Us
  • Terms & Conditions
  • Employer
  • Post a Job
  • Search Resumes
  • Sign in
  • Job Seeker
  • Find Jobs
  • Outside IR35
  • Create Resume
  • Sign in
© 2008-2026 Powered by SmartJobBoard Job Board Software